


















Schematic design notice of "11_BB_POWER_IO" page.

Note 11-1: C214 closed DVDD18_MSDC0 150mll

Note 11-2: C215 closed DVDD28_MSDC1 150mll

Note 11-3: C218 closed DVDD18_MSDC1 150mll

File	02_BB_POWER_IO	Rev	1.0
Document No.	Design Name	Date	10
Version	Version	Author	
			
Copyright © 2010 Wingtech, Inc. All Rights Reserved. Wingtech, Inc. is a registered trademark of Wingtech, Inc.			



Schematic design notice of "12_BB_1" page.

Note 12-1: The de-coupling cap. for REPP (AF18 ball) have to be placed as close to BB as possible.

Note 12-2: To shunt a 1uF capacitor in the AUXIN ADC input to prevent noise coupling. It should be placed as close to BB as possible. Connect the unused AUXIN ADC input to GND.

Note 12-3: "PWRAP_SPI0_CS0" and "AUXIN_DAT MOSI0" are bootstrap pin to select which interface will be the JTAG pin.

PWRAP_SPI0_CS0	AUXIN_DAT MOSI0	JTAG Function
default=PD	default=PD	AP JTAG
HI	LO	MD JTAG
LO	HI	SPI0/HTB
LO	LO	SPI0/HTB
LO	HI	MSOC
LO	LO	MSOC

Note 12-4: PWRAP_SPI0_MI / PWRAP_SPI0_MO is DDR type feature in bootstrap


PWRAP_SPI0_MI	PWRAP_SPI0_MO	Booting Interface
default=PD	default=PD	DDR
LO	LO	LPDDR3
LO	HI	N/A
LO	LO	LPDDR3
LO	HI	LPDDR3

Note 12-5: Please set unused IQ pins in NC




Title: 04_BB_2_MP4&GPIO		REV: 1/0
DOCUMENT NO.: Design Name		Rev: 0
DEPARTMENT: WINGTECH/SH		DESIGNER: YL
WINGTECH		
Date: 1	Issued: May 21, 2020	Sheet: 6 of 66

**The pull up resistor need to be 1% accuracy
NTC=100K**



Thermistor to sense AP temperature

1. RT60 must keep a distance about 6-8 mm away from AP and far from other heat sources 10 mm at least.
2. The distance is the shortest distance from package edge to edge.




Thermistor to sense Flash LED




Thermistor to sense RF PA temperature

1. RT686 must close to LTE Band 7 PA or the hottest PA <2mm.
2. The distance is the shortest distance from package edge to edge.



Thermistor to sense CHARGE temperature



Schematic design notice of "21_POWER_MT6357_LDO"

Note 21-1: If these power trace can meet LDO layout constraint, these CAP can be NC or removed. Please refer to MT6357 design notice.

Note 21-2: Output cap range please follow MT6357CRV LDO design notice


Note 21-3: Ext Buck BOM option

	Ext. buck option
CB01	w/ EXT V52 Buck 10uF
	w/o EXT V52 Buck 25uF

Note 21-4: Please set R803 and R803 close to C826, making star connection among VIO18_PMI, AVDD18_SOC, and EMI_VDD1 near to LDO cap. C826

Please also refer to MT6357 design notice for further detail design information


Note 21-5: Please connect VS2_LDO1(F15) to VS1_PMI if voltage applied to VCAMDIE17) >= 1.3 V






LDO for VA12

Note: 28-1




Ext. buck LPDDR4X/LPDDR4 VDRAM

Note: 28-4



Ext. Buck for VS2


Note: 28-2



NOTE: Do not use VCAMD 1.3/1.5/1.8 when VS2 BUCK applied


Ext. buck LPDDR4X VDDQ

Note: 28-4



LPDDR4X/LPDDR4 VDD1 1.8V LDO

Note: 28-5



Schematic design notice of "28_POWER_ThirdParty-Power"

Note 28-1: VA12 Layout placement please close to AP

Note 28-2: VS2 Buck Layout placement please close to PMIC MT6937


Note 28-3: VCN3 LDO Layout placement please close to MT6931

Note 28-4: 1 MT69100P/A Buck Layout placement please close to LP4XL4
2 MT69112P/A Buck Layout placement please close to LP4X
3 If DRAM Application is LPDDR4, MT69112P/A NC

Note 28-5: U2810 LDO Layout Placement Please close to LPDDR4X/LPDDR4 VDD1 power ball

Note 28-6: For EM_VDD2_FB and EM_VDD0_FB, please follow MMD rule

LPDDR4X



Schematic design notice of "44_Memory_eMMC_LPDDR4X_LPDDR4"

Note 44-1: Please refer to power supply related page select output voltage properly for LP4X/LP4

Note 44-2: DRAM Z0x resistor = 240ohm (1%) that must be connected to VDDQ.


Note 44-3: Please refer to eMCP vendor's datasheet or MTK common design notice to get the recommendation bypass cap. value for VCC/VCCQ/VDDI power domains of eMMC.

Note 44-4: VDD2 VDDQ decoupling cap. closed to DRAM ball.
For other cap for PMIC (>10uF, at PMIC page),
please also refer to MMD and layout guide for placement.

Note 44-5: Please check MT6765, MT6762 and MT6761's capacitor value.

Title		16_Memory_eMMC_LPDDR4X	Rev. 1.0
Author/Drawn	Design/Name		Rev. 1.0
Reviewed/Check	Checked/Check		Rev. 1.0
Date		2023/05/21	Rev. 1.0
Date		2023/05/21	Rev. 1.0
Date		2023/05/21	Rev. 1.0


Battery Connector




Guage Resistor



Battery NTC




Battery ID




ADC 0.05-1.45 with 0.3 gap

VBUS OVP




Surge VBUS: 1100V with Overvoltage Protection up to 28V DC
Vovp=10.5V when R3612=47K R3613=6.04K
Vovp=1.2*(1+ R3612/ R3613)


Audio PA-Selection



For FS1512N, R3741=0ohm,C3727=NC,R3701=0ohm
For SIA8102A & AW87318L, R3741=NC, C3727=2.2uF, R3701=NC.




Receiver




Connecting the GNDs together and then to main GND through signal via


MAIN MIC



Earphone L/R



Earphone MIC



File	35_Earphone	Rev	1/16
Document No.	Design Name	Rev	1
Author	WANGJUN	Reviewer	WJ
WINGTECH			
Notes: Version: 1.0, 2.0, 3.0, 4.0, 5.0, 6.0, 7.0, 8.0, 9.0, 10.0, 11.0, 12.0, 13.0, 14.0, 15.0, 16.0, 17.0, 18.0, 19.0, 20.0, 21.0, 22.0, 23.0, 24.0, 25.0, 26.0, 27.0, 28.0, 29.0, 30.0, 31.0, 32.0, 33.0, 34.0, 35.0, 36.0, 37.0, 38.0, 39.0, 40.0, 41.0, 42.0, 43.0, 44.0, 45.0, 46.0, 47.0, 48.0, 49.0, 50.0, 51.0, 52.0, 53.0, 54.0, 55.0, 56.0, 57.0, 58.0, 59.0, 60.0, 61.0, 62.0, 63.0, 64.0, 65.0, 66.0, 67.0, 68.0, 69.0, 70.0, 71.0, 72.0, 73.0, 74.0, 75.0, 76.0, 77.0, 78.0, 79.0, 80.0, 81.0, 82.0, 83.0, 84.0, 85.0, 86.0, 87.0, 88.0, 89.0, 90.0, 91.0, 92.0, 93.0, 94.0, 95.0, 96.0, 97.0, 98.0, 99.0, 100.0			

Note 62-1: Part # of BEAD6202, BEAD6203, BEAD6204 and BEAD6205 needs changed to "BLM18BD102SN1" for high THD performance (~90dB) but this BOM change will results in FM RSSI 10dB degraded .

Note 62-2: Reserved Cap for CS/RS test, please double check multi-key function when used



Note 62-3:

Component	Value	Component	Value
10k	10k	10k	10k
10k	10k	10k	10k


Note 62-4: Please Select ACC Mode for Operator Project to Pass Electrical MOS Test;
More Information refer to Audio/Speech Design Notice

Note 62-5: Please select R6231 with 0402 size


LCM BTB




LCD Backlight LED Driver




Common Mode Filter



LCD Backlight LED Driver




LCD Gate Drive




首件贴电阻，后期贴单位电阻


Flash driver




Fingerprint




A Sensor



兼容热式加速度计u4402




ALS/PROXIMITY SENSOR



Power Key / Key Pad

DO NOT put pull-up resistor on PWRKEY



SIDEKEY



FORCE DOWNLOAD




USB




MARK



Battery




UART




Hole



SN



Shield



PCB/Lable




MIC LABLE




Water proof





GND Spring




JTAG




USB PD





USB_DP DM




USB CC




Depth Camera 2M




Front Camera 5M




Micro Camera 2M






With WFC, R4507=2.2ohm, R4501=NC
Without WFC, R4507=NC, R4501=2.2ohm



Shielding


Shielding connect to ground




Shielding	Ground
Shielding	Ground




TF CARD



56. RF Interface
58. RF_MT6177_Pin_Out
61. Primary_ANT
62. Primary_ASM
64. TRX_LB
65. TRX_MHB
67. RF_MMPA_RF_TX
69. Diversity_ANT
70. Diversity_ASM
72. DRX_LMB
73. DRX_HB
77. WCN_MT6631
78. TCC303
79. NFC_PN553



Power Net Connection



Note:
Refer to design notice

Note:
Reserve at least one tuning cap. For PMIC VPA total cap required
the total cap at RF side should be in 6.2uF +/-5%.

B28B TX

B28A TX

B5 TX

B2 TX

B1 TX

B3 TX

B4/B66 TX

B38/41 TRX

B7 TX

B40 TRX

B8 TX

B13 TX

B12/17 (20) TX

3/4G_PAIN_LB


3/4G_PAIN_MB


3/4G_PAIN_HB

Close to MT6177M


B38/40/41 PRX

Note:
Please use the phase3 SW PA to support B1/3 CA
4G PA input need LFF for harmonic rejection







B1/3/4/66 DRX




B2 (B20) DRX



B12/13 DRX



B12/B17/B28 DRX




B28 DRX






B8 DRX




B5 DRX





2.4G Wi-Fi BT GPS



Part	Reserved	Rev	V1.0
Document No.	Design Date	Rev	0
Author	W80000T001	Reviewer	W80000T001
W80000T001			
Date	2010.05.21	Rev	0

